



SHEET 1 OF 1

| | | | | | | | |
|---|---|--------------|-----------------|--|----------|-------------------------------|----|
| INFORMATION DISCLOSURE CITATION PTO-1449 | | | | ATTY. DOCKET NO. SUN-P9322CIP1 | | APPLICATION NO. 10/787,386 | |
| | | | | APPLICANT Shailender Chaudhry, et al. | | | |
| | | | | FILING DATE 24 February 2004 | | GROUP ART UNIT 2186 | |
| U.S. PATENT DOCUMENTS | | | | | | | |
| EXAMINER'S INITIALS | PATENT NO. | DATE | NAME | CLASS | SUBCLASS | FILING DATE | |
| /G.P./ | 2004/0162967 A1 | 19 Aug 2004 | Tremblay et al. | 712 | 228 | 8 Aug 03 | |
| /G.P./ | 2004/0187123 A1 | 23 Sept 2004 | Tremblay et al. | 718 | 100 | 23 Jan 04 | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | | |
| EXAMINER'S INITIALS | PATENT NO. | DATE | COUNTRY | CLASS | SUBCLASS | Translation | |
| | | | | | | Yes | No |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) | | | | | | | |
| /G.P./ | "Hybrid Hardware/Software Transactional Memory", by Mark Moir et al., XP-002407376. | | | | | | |
| /G.P./ | "Hybrid Transactional Memory", by Mark Moir, Sun Microsystems, Inc. 2005, XP-002407375. | | | | | | |
| | | | | | | | |
| EXAMINER /Gary Portka/ | | | | DATE CONSIDERED 03/30/2007 | | | |

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



SHEET 1 OF 1

| INFORMATION DISCLOSURE CITATION | | | | ATTY. DOCKET NO. SUN-P9322CIP1 | | APPLICATION NO. 10/787,386 | |
|--|--|------|---------|--|----------|-------------------------------|--|
| PTO-1449 | | | | APPLICANT Shailender Chaudhry, et al. | | | |
| | | | | FILING DATE 24 February 2004 | | GROUP ART UNIT 2186 | |
| U.S. PATENT DOCUMENTS | | | | | | | |
| EXAMINER'S INITIALS | PATENT NO. | DATE | NAME | CLASS | SUBCLASS | FILING DATE | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | | |
| EXAMINER'S INITIALS | PATENT NO. | DATE | COUNTRY | CLASS | SUBCLASS | Translation Yes No | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) | | | | | | | |
| | "Lock-Based Programs and Transactional Lock-Free Execution", by Ravi Rajwar et al., University of Wisconsin-Madison Technical Report #1440, April 2002. | | | | | | |
| | "Speculative Locks for Concurrent Execution of Critical Sections in Shared-Memory Multiprocessors", by Jose F Martinez et al., Workshop on Memory Performance Issues, International Symposium on Computer Architecture, June 2001. | | | | | | |
| | "Transactional Memory: Architectural Support for Lock-Free Data Structures", by Maurice Herlihy. | | | | | | |
| | "Speculative Locks for Concurrent Execution of Critical Sections in Shared-Memory Multiprocessors", by Jose F. Martinez et al., Technical Report UINCD-CS-R-2001-2202, February 2001. | | | | | | |
| | "Transactional Lock-Free Execution of Lock-Based Programs", by Ravi Rajwar, Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 6-Oct. 9, 2002, San Jose, CA. | | | | | | |
| EXAMINER | | | | DATE CONSIDERED | | | |

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.